FAIRCHILD™

Is Now Part of

ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at
www.onsemi.com

FAIRCHILD
SEMICONDUCTOR™

June 2003
Revised January 2005

NC7WP86
TinyLogic® ULP Dual 2-Input Exclusive OR Gate

General Description

The NC7WP86 is a dual 2-input Exclusive OR Gate from Fairchild's Ultra Low Power (ULP) series of TinyLogic®. Ideal for applications where battery life is critical, this product is designed for ultra low power consumption within the V_{CC} operating range of 0.9V to 3.6V V_{CC}.

The internal circuit is composed of a minimum of inverter stages, including the output buffer, to enable ultra low static and dynamic power.

The NC7WP86 is designed for optimized power and speed, and is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining extremely low CMOS power dissipation.

Features

■ Space saving US8 package

■ Ultra small MicroPak™ Pb-Free package

■ 0.9V to 3.6V V_{CC} supply operation

■ 3.6V overvoltage tolerant I/O's at V_{CC} from 0.9V to 3.6V

■ t_{PD}

　3.0 ns typ for 3.0V to 3.6V V_{CC}

　4.0 ns typ for 2.3V to 2.7V V_{CC}

　5.0 ns typ for 1.65V to 1.95V V_{CC}

　6.0 ns typ for 1.40V to 1.60V V_{CC}

　9.0 ns typ for 1.10V to 1.30V V_{CC}

　26.0 ns typ for 0.90V V_{CC}

■ Power-Off high impedance inputs and outputs

■ Static Drive (I_{OH}/I_{OL})

　±2.6 mA @ 3.00V V_{CC}

　±2.1 mA @ 2.30V V_{CC}

　±1.5 mA @ 1.65V V_{CC}

　±1.0 mA @ 1.40V V_{CC}

　±0.5 mA @ 1.10V V_{CC}

　±20 µA　@ 0.9V V_{CC}

■ Low noise switching using design techniques of Quiet Series™ noise/EMI reduction circuitry

■ Ultra Low dynamic power

Ordering Code:

Order Number	Package Number	Product Code Top Mark	Package Description	Supplied As
NC7WP86K8X	MAB08A	WP86	8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide	3k Units on Tape and Reel
NC7WP86L8X	MAC08A	Y7	Pb-Free 8-Lead MicroPak, 1.6 mm Wide	5k Units on Tape and Reel

Pb-Free package per JEDEC J-STD-020B.

Battery Life vs. V_{CC} Supply Voltage

TinyLogic ULP and ULP-A with up to 50% less power consumption can extend your battery life significantly.

Battery Life = $(V_{battery} * I_{battery} * .9)/(P_{device})/24hrs/day$

Where, $P_{device} = (I_{CC} * V_{CC}) + (C_{PD} + C_L) * V_{CC}^2 * f$

Assumes ideal 3.6V Lithium Ion battery with current rating of 900mAH and derated 90% and device frequency at 10MHz, with C_L = 15 pF load

TinyLogic® is a registered trademark of Fairchild Semiconductor Corporation.

MicroPak™ and Quiet Series™ are trademarks of Fairchild Semiconductor Corporation.

　　www.fairchildsemi.com

NC7WP86

Logic Symbol

IEEE/IEC

A_1
B_1
A_2
B_2

= 1

Y_1
Y_2

Pin Descriptions

Pin Names	Description
A_n, B_n	Input
Y_n	Output

Function Table

$$Y = A \oplus B$$

Inputs		Output
A	**B**	**Y**
L	L	L
L	H	H
H	L	H
H	H	L

H = HIGH Logic Level
L = LOW Logic Level

Connection Diagrams

Pin Assignments for US8

A_1	1	8	V_{CC}
B_1	2	7	Y_1
Y_2	3	6	B_2
GND	4	5	A_2

(Top View)

Pin One Orientation Diagram

(Top View) AAA

Pin One

AAA represents Product Code Top Mark - see ordering code
Note: Orientation of Top Mark determines Pin One location. Read the top product code mark left to right, Pin One is the lower left pin (see diagram).

Pad Assignments for MicroPak

A_1 B_1 Y_2

7 6 5

V_{CC} 8   4 GND

1 2 3

Y_1 B_2 A_2

(Top Thru View)

Absolute Maximum Ratings(Note 1)

|	
Supply Voltage (V_{CC})	−0.5V to +4.6V
DC Input Voltage (V_{IN})	−0.5V to +4.6V
DC Output Voltage (V_{OUT})	
HIGH or LOW State (Note 2)	−0.5V to V_{CC} +0.5V
V_{CC} = 0V	−0.5V to 4.6V
DC Input Diode Current (I_{IK}) V_{IN} < 0V	±50 mA
DC Output Diode Current (I_{OK})	
V_{OUT} < 0V	−50 mA
V_{OUT} > V_{CC}	+50 mA
DC Output Source/Sink Current (I_{OH}/I_{OL})	± 50 mA
DC V_{CC} or Ground Current per	
Supply Pin (I_{CC} or Ground)	± 50 mA
Storage Temperature Range (T_{STG})	−65°C to +150°C

Recommended Operating Conditions (Note 3)

Supply Voltage	0.9V to 3.6V
Input Voltage (V_{IN})	0V to 3.6V
Output Voltage (V_{OUT})	
HIGH or LOW State	0V to V_{CC}
V_{CC} = 0V	0V to 3.6V
Output Current in I_{OH}/I_{OL}	
V_{CC} = 3.0V to 3.6V	±2.6 mA
V_{CC} = 2.3V to 2.7V	±2.1 mA
V_{CC} = 1.65V to 1.95V	±1.5 mA
V_{CC} = 1.40V to 1.60V	±1.0 mA
V_{CC} = 1.10V to 1.30V	±0.5 mA
V_{CC} = 0.9V	±20 μA
Free Air Operating Temperature (T_A)	−40°C to +85°C
Minimum Input Edge Rate ($\Delta t/\Delta V$)	
V_{IN} = 0.8V to 2.0V, V_{CC} = 3.0V	10 ns/V

Note 1: Absolute Maximum Ratings: are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: I_O Absolute Maximum Rating must be observed.

Note 3: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	T_A = +25°C Min	T_A = +25°C Max	T_A = −40°C to +85°C Min	T_A = −40°C to +85°C Max	Units	Conditions
V_{IH}	HIGH Level Input Voltage	0.90	0.65 x V_{CC}		0.65 x V_{CC}		V	
		1.10 ≤ V_{CC} ≤ 1.30	0.65 x V_{CC}		0.65 x V_{CC}			
		1.40 ≤ V_{CC} ≤ 1.60	0.65 x V_{CC}		0.65 x V_{CC}			
		1.65 ≤ V_{CC} ≤ 1.95	0.65 x V_{CC}		0.65 x V_{CC}			
		2.30 ≤ V_{CC} ≤ 2.70	1.6		1.6			
		3.00 ≤ V_{CC} ≤ 3.60	2.1		2.1			
V_{IL}	LOW Level Input Voltage	0.90		0.35 x V_{CC}		0.35 x V_{CC}	V	
		1.10 ≤ V_{CC} ≤ 1.30		0.35 x V_{CC}		0.35 x V_{CC}		
		1.40 ≤ V_{CC} ≤ 1.60		0.35 x V_{CC}		0.35 x V_{CC}		
		1.65 ≤ V_{CC} ≤ 1.95		0.35 x V_{CC}		0.35 x V_{CC}		
		2.30 ≤ V_{CC} ≤ 2.70		0.7		0.7		
		3.00 ≤ V_{CC} ≤ 3.60		0.9		0.9		
V_{OH}	HIGH Level Output Voltage	0.90	V_{CC} − 0.1		V_{CC} − 0.1		V	I_{OH} = −20 μA
		1.10 ≤ V_{CC} ≤ 1.30	V_{CC} − 0.1		V_{CC} − 0.1			
		1.40 ≤ V_{CC} ≤ 1.60	V_{CC} − 0.1		V_{CC} − 0.1			
		1.65 ≤ V_{CC} ≤ 1.95	V_{CC} − 0.1		V_{CC} − 0.1			
		2.30 ≤ V_{CC} ≤ 2.70	V_{CC} − 0.1		V_{CC} − 0.1			
		3.00 ≤ V_{CC} ≤ 3.60	V_{CC} − 0.1		V_{CC} − 0.1			
		1.10 ≤ V_{CC} ≤ 1.30	0.75 x V_{CC}		0.70 x V_{CC}			I_{OH} = −0.5 mA
		1.40 ≤ V_{CC} ≤ 1.60	1.07		0.99			I_{OH} = −1.0 mA
		1.65 ≤ V_{CC} ≤ 1.95	1.24		1.22			I_{OH} = −1.5 mA
		2.30 ≤ V_{CC} ≤ 2.70	1.95		1.87			I_{OH} = −2.1 mA
		3.00 ≤ V_{CC} ≤ 3.60	2.61		2.55			I_{OH} = −2.6 mA

DC Electrical Characteristics (Continued)

Symbol	Parameter	V_{CC} (V)	$T_A = +25°C$ Min	$T_A = +25°C$ Max	$T_A = −40°C$ to $+85°C$ Min	$T_A = −40°C$ to $+85°C$ Max	Units	Conditions
V_{OL}	LOW Level	0.90		0.1		0.1		
	Output Voltage	$1.10 \le V_{CC} \le 1.30$		0.1		0.1		
		$1.40 \le V_{CC} \le 1.60$		0.1		0.1		I_{OL} = 20 μA
		$1.65 \le V_{CC} \le 1.95$		0.1		0.1		
		$2.30 \le V_{CC} \le 2.70$		0.1		0.1		
		$3.00 \le V_{CC} \le 3.60$		0.1		0.1	V	
		$1.10 \le V_{CC} \le 1.30$		$0.30 \times V_{CC}$		$0.30 \times V_{CC}$		I_{OL} = 0.5 mA
		$1.40 \le V_{CC} \le 1.60$		0.31		0.37		I_{OL} = 1.0 mA
		$1.65 \le V_{CC} \le 1.95$		0.31		0.35		I_{OL} = 1.5 mA
		$2.30 \le V_{CC} \le 2.70$		0.31		0.33		I_{OL} = 2.1 mA
		$3.00 \le V_{CC} \le 3.60$		0.31		0.33		I_{OL} = 2.6 mA
I_{IN}	Input Leakage Current	0.90 to 3.60		±0.1		±0.5	μA	$0 \le V_I \le 3.6V$
I_{OFF}	Power Off Leakage Current	0		0.5		0.5	μA	$0 \le (V_I, V_O) \le 3.6V$
I_{CC}	Quiescent Supply Current	0.90 to 3.60		0.9		0.9	μA	$V_I = V_{CC}$ or GND

AC Electrical Characteristics

Symbol	Parameter	V_{CC} (V)	$T_A = +25°C$ Min	$T_A = +25°C$ Typ	$T_A = +25°C$ Max	$T_A = −40°C$ to $+85°C$ Min	$T_A = −40°C$ to $+85°C$ Max	Units	Conditions	Figure Number
t_{PHL}	Propagation Delay	0.90		26.0						
t_{PLH}		$1.10 \le V_{CC} \le 1.30$	4.0	9.0	20.7	3.5	32.9			
		$1.40 \le V_{CC} \le 1.60$	2.0	6.0	13.9	1.5	15.6	ns	C_L = 10 pF R_L = 1 MΩ	Figures 1, 2
		$1.65 \le V_{CC} \le 1.95$	1.5	5.0	11.1	1.0	13.6			
		$2.30 \le V_{CC} \le 2.70$	1.0	4.0	8.0	0.8	9.0			
		$3.00 \le V_{CC} \le 3.60$	1.0	3.0	6.7	0.5	7.9			
t_{PHL}	Propagation Delay	0.90		29.0						
t_{PLH}		$1.10 \le V_{CC} \le 1.30$	5.0	10.0	22.2	4.5	35.9			
		$1.40 \le V_{CC} \le 1.60$	3.0	7.0	14.8	2.5	17.5	ns	C_L = 15 pF R_L = 1 MΩ	Figures 1, 2
		$1.65 \le V_{CC} \le 1.95$	2.0	5.0	11.8	2.0	14.1			
		$2.30 \le V_{CC} \le 2.70$	1.5	4.0	8.4	1.0	9.2			
		$3.00 \le V_{CC} \le 3.60$	1.0	3.0	7.1	0.5	8.0			
t_{PHL}	Propagation Delay	0.90		36.0						
t_{PLH}		$1.10 \le V_{CC} \le 1.30$	6.0	12.0	26.0	5.0	45.0			
		$1.40 \le V_{CC} \le 1.60$	4.0	8.0	17.5	3.0	19.5	ns	C_L = 30 pF R_L = 1 MΩ	Figures 1, 2
		$1.65 \le V_{CC} \le 1.95$	2.0	6.0	13.5	2.0	15.5			
		$2.30 \le V_{CC} \le 2.70$	1.0	5.0	10.0	1.0	11.0			
		$3.00 \le V_{CC} \le 3.60$	0.8	4.0	8.0	0.5	9.9			
C_{IN}	Input Capacitance	0		2.0				pF	V_I = 0V or V_{CC}	
C_{OUT}	Output Capacitance	0		4.0				pF	V_I = 0V or V_{CC}	
C_{PD}	Power Dissipation Capacitance	0.9 - 3.60		6.0				pF	V_I = 0V or V_{CC}, f = 10 MHz	

AC Loading and Waveforms

FIGURE 1. AC Test Circuit

FIGURE 2. AC Waveforms

Symbol	V_{CC}					
	3.3V ± 0.3V	2.5V ± 0.2V	1.8V ± 0.15V	1.5V ± 0.10V	1.2V ± 0.10V	0.9V
V_{mi}	1.5V	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$
V_{mo}	1.5V	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$	$V_{CC}/2$

Tape and Reel Specification

TAPE FORMAT for US8

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
	Leader (Start End)	125 (typ)	Empty	Sealed
K8X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)

TAPE FORMAT for MicroPak

Package Designator	Tape Section	Number Cavities	Cavity Status	Cover Tape Status
	Leader (Start End)	125 (typ)	Empty	Sealed
L8X	Carrier	3000	Filled	Sealed
	Trailer (Hub End)	75 (typ)	Empty	Sealed

TAPE DIMENSIONS inches (millimeters)

Tape and Reel Specification (Continued)

REEL DIMENSIONS inches (millimeters)

TAPE SLOT

DETAIL X

B

C

D

DETAIL X
SCALE: 3X

W1

N

W3

W2

Tape Size	A	B	C	D	N	W1	W2	W3
8 mm	7.0 (177.8)	0.059 (1.50)	0.512 (13.00)	0.795 (20.20)	2.165 (55.00)	0.331 + 0.059/–0.000 (8.40 + 1.50/–0.00)	0.567 (14.40)	W1 + 0.078/–0.039 (W1 + 2.00/–1.00)

Physical Dimensions inches (millimeters) unless otherwise noted

-A-

2.0±.01

0.15

8   5

-B-

3.1±.1   2.3±0.1

1.55

1   4

⬠ 0.2 C B A
ALL LEAD TIPS

PIN #1 IDENT.

1.80

0.70

2.70   3.40

1.00

0.30 TYP

0.5 TYP

LAND PATTERN RECOMMENDATION

ALL LEAD TIPS
⬠ 0.1 C

0.90 MAX   0.70±0.10

-C-

0.10
0.00

0.17-0.27

0.50 TYP

⊕ 0.13 Ⓜ A BⓈ CⓈ

DETAIL A

0.10-0.18

0.4 TYP

0°-8°   GAGE PLANE

0.12

SEATING PLANE

0.20-0.35

DETAIL A

NOTES:

A. CONFORMS TO JEDEC REGISTRATION MO-187
B. DIMENSIONS ARE IN MILLIMETERS.
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH,
   AND TIE BAR EXTRUSIONS.
D. DIMENSIONS AND TOLERANCES PER ANSI Y14.5M, 1982.

MAB08AREVC

**8-Lead US8, JEDEC MO-187, Variation CA 3.1mm Wide
Package Number MAB08A**

Physical Dimensions inches (millimeters) unless otherwise noted (Continued)

2X ⌒ 0.10 C

B ◄ 1.6 ► A

1.6

INDEX AREA

2X ⌒ 0.10 C

TOP VIEW

(0.8)
(0.625)
(0.375)
(0.125)

(0.805)
(0.41)
(0.125)

(0.4)8X

(0.25)8X

Recommended Landpattern

0.55 MAX

// 0.05 C

0.05
0.00

C ⌒ 0.05 C

1.0

8X(0.09)

0.5

4 (0.1)

8X 0.35 / 0.25

0.15 / 0.25 8X

3X(0.2)

⊕ 0.10Ⓜ C A B
0.05Ⓜ C

BOTTOM VIEW

Notes:
1. PACKAGE CONFORMS TO JEDEC MO-255 VARIATION UAAD
2. DIMENSIONS ARE IN MILLIMETERS
3. DRAWING CONFORMS TO ASME Y.14M-1994
4. PIN 1 FLAG, END OF PACKAGE OFFSET.

MAC08AREVC

Pb-Free 8-Lead MicroPak, 1.6 mm Wide
Package Number MAC08A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

www.fairchildsemi.com

PUBLICATION ORDERING INFORMATION