Features

- Meets wetting (sealing) current requirements per ITU G.992.3 Annex 14.1 Region A
- Integrated bridge rectifier for polarity correction
- Uses inexpensive optocoupler for DC sealing current monitoring
- Electronic inductor, breakover, and latch circuits
- Current limiting and excess power protection circuits
- ADSL/VDSL compatible with low-pass filter network
- MLT and SARTS compatible
- Compatible with portable test sets
- Small SOIC or DFN Package
- DFN package 60 percent smaller than SOIC

Applications

- ADSL/VDSL broadband modems
- Router and bridge customer premises equipment
- Leased line equipment
- Mechanized Loop Test (MLT) networks
- Switched Access Remote Test System (SARTS) networks

Description

The CPC1466 is a DC Termination IC for broadband ADSL/VDSL applications. The high-voltage, monolithic device provides a termination for DC wetting (sealing) current in customer premises equipment (CPE) to eliminate phone line corrosion on DSL twisted-pair copper lines without telephone voice services (i.e. only broadband services).

Internally, a bridge rectifier provides a polarity-insensitive DC termination for DSL loop sealing current. The IC includes an electronic inductor, break-over and latch circuits, current limit and excess power protection. A sealing current detect output provides the means to monitor the loop for the presence of sealing current.

The CPC1466 is manufactured in IXYS Integrated Circuits Division's high voltage BCDMOS process that is used extensively in telephony applications worldwide.

Figure 1. CPC1466 Block Diagram

Ordering Information

Part Number	Description
CPC1466D	DC Termination IC, 16-pin SOIC in tubes, 47/tube
CPC1466DTR	DC Termination IC, 16-pin SOIC tape and reel, 1000/reel
CPC1466M	DC Termination IC, 16-pin DFN in tubes, 52/tube
CPC1466MTR	DC Termination IC, 16-pin DFN tape and reel, 1000/reel

1. Specifications

1.1 Package Pinout

1.2 Pin Description

Pin	Name	Description
1	PR+	Protection resistor positive side
2	NC	No connection
3	TIP	Tip Lead
4	NC	No connection
5	NC	No connection
6	RING	Ring lead
7	NC	No connection
8	PR-	Protection resistor negative side
9	COM	Common
10	NC	No connection
11	PD	Photo-diode (LED input current)
12	NC	No connection
13	RS	Current limiting resistor
14	NC	No connection
15	NC	No connection
16	TC	Timing capacitor

1.3 Absolute Maximum Ratings

Parameter	Minimum	Maximum	Unit
Maximum Voltage (T to R, R to T)*	-	300	V
Power dissipation	-	1	W
Operating temperature	-40	+85	°C
Operating relative humidity	5	95	%
Storage temperature	-40	+125	°C

Electrical absolute maximum ratings are at 25°C.

Absolute maximum ratings are stress ratings. Stresses in excess of these ratings can cause permanent damage to the device. Functional operation of the device at conditions beyond those indicated in the operational sections of this data sheet is not implied.

1.4 Electrical Characteristics

Unless otherwise specified, minimum and maximum values are guaranteed by production testing requirements. Typical values are characteristic of the device and are the result of engineering evaluations. In addition, typical values are provided for informational purposes only and are not part of the testing requirements.

All electrical specifications are provided for T_A=25°C

1.4.1 DC Characteristics, Normal Operation

For operational templates: **(see Figure 2 on page 5)** and **(see Figure 3 on page 5)**.

Parameter	Conditions	Symbol	Minimum	Typical	Maximum	Unit
Activate/Non-activate Voltage	Off State	V_{AN}	30.0	35.0	39.0	V
Breakover current	-	I_{BO}	-	0.5	1	mA
DC Voltage drop	Active State, 1 mA $\leq I_{SL} \leq$ 20 mA	V_{ON}	-	12.5	15	V
DC leakage current	V_{OFF} = 20 V	I_{LKG}	-	1.5	5	µA
Hold/Release current	Active State	$I_{H/R}$	0.1	0.5	1.0	mA
Minimum on current	V_{ON} < 54 V	I_{MIN1}	20	38	-	mA
	54 V $\leq V_{ON} \leq$ 100 V for 2 seconds, source resistance 200 Ω to 4 kΩ	I_{MIN2}	9.0	45	-	mA
	V_{ON} > 100 V	I_{MIN3}	0	0.1	-	mA
Maximum on current	$V_{ON} \leq$ 70 V	I_{MAX1}	-	38.4	70	mA
	V_{ON} > 70 V	I_{MAX2}	-	-	$\dfrac{V_{ON}}{1k\Omega}$	mA
Photodiode drive current	Active State	I_{PD}	0.2	0.3	10	mA

1.4.2 AC Characteristics, Normal Operation

For test conditions: **(see Figure 4 on page 6)**.

Parameter	Conditions	Symbol	Minimum	Typical	Maximum	Unit
AC impedance	200 Hz to 50 kHz	Z_{MT}	10	38	-	kΩ
Linearity distortion	f = 200 Hz to 40 kHz, I_{SL} = 1 mA to 20 mA, $V_{APP} \leq$ 12 V_{PP}	D	40	70	-	dB

1.4.3 Transition Characteristics, Normal Operation

For activation/deactivation test conditions: **(see Figure 5 on page 7)**.

Parameter	Conditions	Symbol	Minimum	Typical	Maximum	Unit
Activate time	**(see Figure 6 on page 7)**	t1	3.0	13	50	ms
Deactivate time	**(see Figure 7 on page 7)**	t2	3.0	-	100	ms

Figure 2. I-V Requirements Template, 0 V to 50 V


**Figure 3. I-V Requirements Template, 0 V to 250 V**

Figure 4. Test Circuit for ac Impedance and Linearity

$$Z_{mt} = \frac{1000 \times V_{mt}}{V_{sig}}$$

$$\text{Linearity} = 20\log\left[\frac{V_{mt}}{V_{sig2ndHarmonic}}\right] + 20\log\left[\frac{1000}{67.5}\right]$$

### Figure 5. Test Circuit for Activate and Deactivate Times

### Figure 6. Applied Waveform for Activation Test

Figure 7. Applied Waveform for Deactivation Test

1.5 Sealing Current Monitor Characteristics

1.5.1 LED Trigger Characteristics

For test conditions: **(see Figure 8 on page 8)**.

| Parameter	Conditions	Symbol	Min	Typ	Max	Unit
Applied DC battery Voltage	-	-	-43.5	-	-56	V_{DC}
Frequency (pulses per second)	-	-	4	-	8	-
Percent break	-	-	40	-	60	%
Number of pulses	-	-	6	-	10	-
Total Loop Resistance	-	-	200	-	4000	Ω
Required opto-coupler response						
Number of applied pulses per make/break	-	-	-	1	-	-
Pulse width (opto on)	**(see Figure 8 on page 8)**	T_{ON}	10	-	-	ms
Pulse width (opto off)	**(see Figure 8 on page 8)**	T_{OFF}	10	-	-	ms

Figure 8. Test Circuit for LED Operation

Figure 9. Typical ADSL/VDSL Application Diagram

2. Functional Description

2.1 Introduction

The CPC1466 can be used for a number of DSL designs requiring a DC-hold circuit such as ADSL modem applications. Typical ADSL applications will use a filter circuit design similar to the one shown in **Figure 9, "Typical ADSL/VDSL Application Diagram" on page 9**.

The DC Termination IC performs two fundamental functions in an ADSL modem application; as an electronic inductor providing a low impedance DC termination with a high impedance ac termination and second as part of the sealing current detection system for automated line sensing. This function provides an excellent method to monitor for the presence of sealing current. Generally, loss of sealing current indicates loop loss.

As can be seen in the application circuit in **Figure 9 on page 9**, CPC1466 designs require few external components. For the CPC1466, all that is needed is a circuit protector, two resistors and a capacitor. To ensure DSL signal integrity over a wide variety of conditions a POTS splitter type filter is recommended to isolate the DSL traffic from the termination.

2.2 Surge Protection

Although the CPC1466 self-protects via current limiting, it requires over-voltage surge protection to protect against destructive over-voltage transients. IXYS Integrated Circuits Division recommends the use of a crowbar-type surge protector to limit the surge voltage seen by the CPC1466 to less than 250 V. The protection device must be able to withstand the surge requirements specified by the appropriate governing agency in regions where the product will be deployed. Teccor, Inc. and Bourns, Inc. make suitable surge protectors for most applications. Devices such as Teccor's P1800SD or P2000SD Sidactors and Bourns' TISP4220H3BJ or TISP4240H3BJ thyristors should provide suitable protection.

2.3 Bridge Rectifier

The bridge rectifier in the CPC1466 ensures that the device is polarity-insensitive and provides consistent operational characteristics if the TIP/RING circuit polarity is reversed.

2.4 State Transitions

The DC TIP/RING voltage-current characteristics of the CPC1466 are shown in **Figure 2, "I-V Requirements Template, 0 V to 50 V"**, and in **Figure 3, "I-V Requirements Template, 0 V to 250 V" on page 5**.

Transition timings are illustrated in **Figure 6, "Applied Waveform for Activation Test"**, and in **Figure 7, "Applied Waveform for Deactivation Test"**. The test configuration for these timings is given in **Figure 5, "Test Circuit for Activate and Deactivate Times"**. All timing figures are located on **page 7**.

State transition timings are set by the 1 µF capacitor connected between the TC and COM pins.

2.4.1 Activation - On-State

Application of battery voltage to the loop causes the CPC1466 to conduct whenever the voltage exceeds approximately 35 V. With application of sufficient voltage applied across the TIP/RING terminals, the CPC1466 will initially conduct a nominal 150 µA of sealing current for approximately 20 ms prior to activation. Once activated, the CPC1466 will remain in the on state for as long as the loop current exceeds a nominal 0.5 mA.

The CPC1466 turn-on timing circuit assures device activation will occur within 50 ms of an applied voltage greater than 43.5 V but not within the first 3 ms.

2.4.2 Deactivation - Off-State

While the CPC1466 activation protocol is based on an initial minimum voltage level, deactivation is based on a diminished sealing current level. Deactivation occurs when the nominal sealing current level drops below 0.5 mA with guaranteed deactivation occurring for sealing current levels less than 0.1 mA

The turn-off timing circuit deactivates the sealing current hold circuit when 1 mA of sealing current has been removed for 100 ms but ignores periods of loss up to 3 ms.

2.5 Photo-Diode (PD) Output Behavior

Output from the PD pin provides a minimum of 0.2 mA of photodiode drive current for an optocoupler's LED anytime sealing current exceeds 1 mA.

Because LED current is interrupted whenever loop current is interrupted, the optocoupler provides an excellent means of indicating loop availability for designs with a full time sealing current requirement. In addition, for pulsed sealing current loops, the status from this detector when used in conjuntion with the timing of modem retraining events can be used as an indicator to determine if the sealing current event is clearing line impairments.

2.6 On-State Behavior

2.6.1 Typical Conditions

On-state sealing current levels are determined by the network's power feed circuit and the loop's DC impedance. To compensate for low loop resistance or very high loop voltage, the CPC1466 limits the maximum sealing current to 70 mA.

The CPC1466 manages package power dissipation by shunting excess sealing current through the 2.2 kΩ 4W power resistor located between the PR+ and PR-pins.

2.6.2 Over-Voltage Conditions

Potentials in excess of 100 V applied to the TIP/RING interface will cause the CPC1466 to disable the sealing current hold circuit and enter a standby state with very little current draw. Once the over-voltage condition is removed, the CPC1466 automatically resumes normal operation.

3. Manufacturing Information

3.1 Moisture Sensitivity

All plastic encapsulated semiconductor packages are susceptible to moisture ingression. IXYS Integrated Circuits Division classified all of its plastic encapsulated devices for moisture sensitivity according to the latest version of the joint industry standard, **IPC/JEDEC J-STD-020**, in force at the time of product evaluation. We test all of our products to the maximum conditions set forth in the standard, and guarantee proper operation of our devices when handled according to the limitations and information in that standard as well as to any limitations set forth in the information or standards referenced below.

Failure to adhere to the warnings or limitations as established by the listed specifications could result in reduced product performance, reduction of operable life, and/or reduction of overall reliability.

This product carries a **Moisture Sensitivity Level (MSL) rating** as shown below, and should be handled according to the requirements of the latest version of the joint industry standard **IPC/JEDEC J-STD-033**.

Device	Moisture Sensitivity Level (MSL) Rating
CPC1466M	MSL 3
CPC1466D	MSL 1

3.2 ESD Sensitivity

This product is **ESD Sensitive**, and should be handled according to the industry standard **JESD-625**.

3.3 Reflow Profile

This product has a maximum body temperature and time rating as shown below. All other guidelines of **J-STD-020** must be observed.

| Device	Maximum Temperature x Time
CPC1466M / CPC1466D	260°C for 30 seconds

3.4 Board Wash

IXYS Integrated Circuits Division recommends the use of no-clean flux formulations. However, board washing to remove flux residue is acceptable, and the use of a short drying bake may be necessary. Chlorine-based or Fluorine-based solvents or fluxes should not be used. Cleaning methods that employ ultrasonic energy should not be used.

3.5 Mechanical Dimensions

3.5.1 CPC1466M 16-Pin DFN Package

7.00 ± 0.25
(0.276 ± 0.01)

6.00 ± 0.25
(0.236 ± 0.01)

INDEX AREA

TOP VIEW

0.90 ± 0.10
(0.035 ± 0.004)

SEATING
PLANE

SIDE VIEW

0.02, + 0.03, - 0.02
(0.0008, + 0.0012, - 0.0008)

0.20
(0.008)

0.30 ± 0.05
(0.012 ± 0.002)

Pin 1

EXPOSED
METALLIC PAD

4.25 ± 0.05
(0.167 ± 0.002)

Terminal Tip

0.80
(0.032)

Pin 16

6.00 ± 0.05
(0.236 ± 0.002)

0.55 ± 0.10
(0.022 ± 0.004)

BOTTOM VIEW

Dimensions
mm
(inch)

Recommended PCB Land Pattern

0.35
(0.014)

1.05
(0.041)

5.80
(0.228)

0.80
(0.031)

DIMENSIONS
mm
(inches)

NOTE: Because the metallic pad on the bottom of the DFN package is connected to the substrate of the die, it is recommended that no printed circuit board traces or vias be placed under this area.

3.5.2 CPC1466MTR 16-Pin DFN Tape & Reel

330.2 DIA.
(13.00 DIA.)

Top Cover
Tape Thickness
0.102 MAX.
(0.004 MAX.)

Embossed Carrier

Embossment

B_0=7.24 ± 0.10
(0.285 ± 0.004)

A_0=6.24 ± 0.10
(0.246 ± 0.004)

K_0=1.61 ± 0.10
(0.063 ± 0.004)

W=16.00 ± 0.30
(0.630 ± 0.012)

P=12.00 ± 0.10
(0.472 ± 0.004)

DIMENSIONS
mm
(inches)

3.5.3 CPC1466D 16-Pin SOIC Package

10.160±0.381
(0.400±0.015)

PIN 16

10.363±0.127
(0.408±0.005)

7.493±0.127
(0.295±0.005)

PIN 1

1.270 TYP
(0.050 TYP)

0.254 ±0.0127
(0.010±0.0005)

0.635 X 45°
(0.025 X 45°)

1.016 TYP
(0.040 TYP)

PCB Land Pattern

9.30
(0.366)

1.90
(0.075)

1.27
(0.050)

0.60
(0.024)

DIMENSIONS
mm
(inches)

2.057±0.051
(0.081±0.002)

0.406 TYP
(0.016 TYP)

8.890 TYP
(0.350 TYP)

0.508±0.1016
(0.020±0.004)

Lead to Package Standoff:
MIN: 0.0254 (0.001)
MAX: 0.102 (0.004)

NOTES:
1. Coplanarity = 0.1016 (0.004) max.
2. Leadframe thickness does not include solder plating
   (1000 microinch maximum).

3.5.4 CPC1466DTR 16-Pin SOIC Tape & Reel

330.2 DIA.
(13.00 DIA.)

Top Cover
Tape Thickness
0.102 MAX.
(0.004 MAX.)

Embossed Carrier

Embossment

K_0=3.20
(0.126)

K_1=2.70
(0.106)

B_0=10.70
(0.421)

A_0=10.90
(0.429)

P=12.00
(0.472)

W=16
(0.630)

NOTES:
1. All dimensions carry tolerances of EIA Standard 481-2
2. The tape complies with all "Notes" for constant dimensions
   listed on page 5 of EIA-481-2

Dimensions
mm
(inches)

For additional information please visit www.ixysic.com